Abstract-On
Introduction
It is generally agreed that, for an SOC, the design and test engineers usually have to test the cores with very limited knowledge of the core test information. The issues of core access and isolation are being addressed by the IEEE P1500 standard [1] . Although the standard provides unified core test access methods, the test controller, test architecture, test access mechanism (TAM), and test integration are left to the SOC integrator. In [2] , we stress two major issues in practical SOC test integration: 1) session-based test scheduling considering not only the realistic test control architecture and TAM bus, but also test IO limit; and 2) the coexistence of scan test and functional test for logic cores. A commercial digital still camera (DSC) controller SOC has been developed using our test integration platform-SOC Test Aid Console (STEAC). Results from the DSC controller chip show that our approach is more effective than others that use non-session-based test scheduling. Also, both the scan and functional tests are supported. All the tens of embedded memories are tested by the built-in self-test (BIST) circuits generated by our memory BIST compiler, BRAINS [3] . Figure 1 shows the SOC test integration system called STEAC-SOC Test Aid Console [4] , which consists of four modules: the STIL Parser, Core Test Scheduler, Test Insertion Tool, and Pattern Translator. The STIL Parser parses the test information of each IP. The test information is written in STIL and is generated by commercial ATPG tools. Therefore, STEAC can be integrated into a typical design flow easily. The test information includes the IO ports, scan structure (number of scan chains, length of each scan chain, etc.), and test vectors. With these core test information, Core Test Scheduler will schedule the core tests to reduce the overall test time. The Scheduler partitions core tests into several test sessions, and assigns the TAM wires to each core to meet the power and IO resource constraints. If the IP is a soft core, the scan chains can be reconfigured. The Core Test Scheduler will then rebalance scan chains for each assigned TAM width. The results can be fed back to the SOC integrator to reconfigure the scan chains to balance the chain length. The scheduling results are also used to generate the Test Controller, TAM bus, and Test Wrapper. Finally, the generated test circuitry is inserted into the original SOC netlist automatically. A new SOC design with DFT will be ready in minutes. The core test patterns are generated at the core level. After the cores are wrapped, the test patterns must be translated to the wrapper level and then to the chip level. The test patterns are cycle based, which can be applied by external ATE easily. In Fig. 2 [5] we show our memory BIST architecture, which supports testing of plural heterogeneous memory cores. The tester can access all the on-chip memories via a single shared BIST Controller, while one or more Sequencers can be used to generate March-based test algorithms. Each Test Pattern Generator (TPG) attached to the memory will translate the March-based test commands to the respective RAM signals. With our automatic memory BIST generation system, BRAINS [3] , one can generate the BIST circuit using the GUI or command shell, and evaluate the memory test efficiency among different designs easily. Moreover, BRAINS can be integrated with a memory compiler to deliver BISTed memory cores.
SOC Test Aid Console (STEAC)

Experimental Results
A DSC test chip has been implemented and fabricated to verify the proposed approach. This test chip is implemented with a standard 0.25µm CMOS technology. The major digital part of the chip includes a processor, JPEG codec, TV encoder, USB, external memory interface, and tens of singleport and two-port synchronous SRAMs with different sizes. Figure 3 [2] gives the block diagram of this test chip. The details are given in a companion paper [6] . Table 1 [2] . In the scan-test mode, the USB core has 2 scan vectors that are enabled by SE during Pulse-Clock, while the TV encoder has only one. When the test IO resource constraint is considered, parallel testing may not be better than serial testing. This is because more test control IOs are needed for parallel testing, so fewer IO pins can be used as the test data IOs (i.e., TAM IOs). Since there are also cases when parallel testing leads to shorter test time than serial testing, it is important to take chip IO pins into consideration so far as test time evaluation is concerned. In the DSC case, we tried several scheduling approaches, and found that the session-based approach (with three test sessions) has the shortest total test time- gates, respectively-their hardware overhead is only about 0.3%. Again, all the embedded memories are tested with the BIST circuits generated by BRAINS, which has been integrated into STEAC, as shown in Fig. 4 . 
Conclusions
We have presented an SOC test integration platform, with complete solutions for real problems in test scheduling, test IO reduction, functional test, scan IO sharing, embedded memory BIST, etc. The fabricated test chip has been verified, and the test design has been successfully implemented on a commercial DSC chip. Test results justify that short test integration cost, short test time, and small area overhead can be achieved. This work has been the result of the effort of many people, including my students who have coauthored the papers with me, as listed in the references.
